

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO	), F	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/698,531	<b>-</b>	11/03/2003	Yong-Nien Rao	RAOY3001/EM	1415
23364	7590	10/23/2006	•	EXAMINER	
BACON & THOMAS, PLLC				NGUYEN, JIMMY H	
625 SLAT FOURTH	ERS LANE	· ·		· ART UNIT	PAPER NUMBER
ALEXAN		22314	X.	2629	
				DATE MAILED: 10/23/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

<del></del>	·	Application No.	Applicant(s)				
Office Action Commence		10/698,531	RAO ET AL.				
	Office Action Summary	Examiner	Art Unit				
		Jimmy H. Nguyen	2629				
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).							
Status		•					
1)⊠	Responsive to communication(s) filed on 14 Se	entember 2006					
·	This action is <b>FINAL</b> . 2b) ☐ This action is non-final.						
-							
,	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Dispositi	on of Claims						
_	4)⊠ Claim(s) <u>1-5 and 8</u> is/are pending in the application.						
	4a) Of the above claim(s) is/are withdrawn from consideration.						
	Claim(s) is/are allowed.						
·							
	Claim(s) <u>1-5 and 8</u> is/are rejected.						
<u>ا</u> رن	claim(s) are subject to restriction and/or	· ·					
Applicati	on Papers						
9)[	The specification is objected to by the Examine	r.	•				
10)[	The drawing(s) filed on is/are: a)☐ acce	epted or b) $\square$ objected to by the E	xaminer.				
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11)	11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority u	inder 35 U.S.C. § 119						
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>							
Attachment							
1) Notice of References Cited (PTO-892)  4) Interview Summary (PTO-413)  Paper No(s)/Mail Date							
3) 🔲 Infom	nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) No(s)/Mail Date		te atent Application (PTO-152)				

Art Unit: 2629

#### **DETAILED ACTION**

1. This Office Action is made in response to applicant's amendment filed on 09/14/2006.

Claims 1-5 and 8 are currently pending in the application. An action follows below:

## Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1, 2, and 8 are rejected under 35 U.S.C. 102(b) as being anticipated by Onoya (US 2001/0034075 A1).

As to these claims, the claimed invention reads on the Onoya reference as follows: Onoya discloses a liquid crystal display (LCD) device and an associate driving method for controlling the polarity of the LCD panel, the LCD device (see Fig. 12) comprising a LCD panel (413) having plurality of pixels (415); a scanning unit (409) connected to the display panel by a plurality of scanning lines (410) so that the scanning unit controls the pixels of the display panel via the scanning lines; a polarity arrangement timing generator (PATG) (a circuitry including elements 201, 203, 207 and 208, see Fig. 8) for generating a plurality of polarity arrangement control (PAC) signals (polarity data signal and control signal, see Fig. 8); and a polarity arrangement programmable data driver (PAPDD) (a circuitry including elements 205, 206, and 412, see Figs. 8 and 12) connected to a plurality of data lines (408) and receiving the polarity arrangement control signals so as to output a set of aperiodic polarity order to the data lines so that the polarities of the pixels are distributed aperiodically (see Figs. 4 and 7). Onaya further

teaches the PAPDD (205, 206, 412) including a plurality of sampling/hold registers (registers 401 and latches 403 and 404, see Fig. 12) for latching digital signals sent to the pixels of the display panel (paragraph 0318). As shown in Fig. 4, Onaya teaches that when the display panel displays a plurality frames, the PATG and the PAPDD control the polarity of the first frame opposite to the polarity of the second frame, the polarity of the third frame opposite to the polarity of the fourth frame, and etc., i.e., the polarity of the odd frame opposite to the polarity of the even frame. In other words, Onaya teaches that when the display panel displays a plurality frames, the PATG and the PAPDD control the polarity of the half (odd) of the frames opposite to the polarity of the other half (even) of the frames, such that the polarity distribution of the one half of the frames is complementary to that of the other half of the frames. Accordingly, all the limitations of these claims are read in the Onoya reference.

# Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 1-5 and 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Jeong (US 6,335,721 B1) hereinafter Jeong721 and further in view of Onoya.

As to claims 1 and 8, the claimed invention reads on the Jeong721 reference as follows: Jeong721 discloses a liquid crystal display (LCD) (see col. 1, line 12) and an associate driving method for controlling the polarity of the LCD panel, the LCD device comprising a LCD panel (col. 1, line 33) having a plurality of inherent pixels; a scanning unit (a gate driver, col. 5, line

13) connected to the display panel by a plurality of scanning lines so that the scanning unit controls the pixels of the display panel via the scanning lines; a polarity arrangement timing generator (PATG) (an inherent circuitry for providing a plurality of control signals such as and video signals to the source driver, see Fig. 4) for generating a plurality of polarity arrangement control (PAC) signals (POL INT, CLK1, CLK2, LATCH OE signals, see Fig. 4); and a polarity arrangement programmable data driver (PAPDD) (a LCD source driver as shown in Fig. 4) connected to a plurality of inherent data lines and receiving the polarity arrangement control signals (POL INT, CLK1, CLK2, LATCH OE signals, see Fig. 4) so as to output a set of polarity order to the data lines (see Figs. 6A and 6B). Accordingly, Jeong 721 discloses all the claimed limitations of these claims except that Jeong does not expressly disclose that the PAPDD outputs a set of aperiodic polarity order to the data lines so that the polarities of the pixels are distributed aperiodically; and when the display panel displays a plurality frames, the PATG and the PAPDD control the polarity of the half of the frames opposite to the polarity of the other half of the frames, such that the polarity distribution of the one half of the frames is complementary to that of the other half of the frames, as presently recited in claims 1 and 8.

However, Onoya discloses a related LCD device comprising a PATG (a circuitry including elements 201, 203, 207 and 208, see Fig. 8) generating a plurality of polarity arrangement control (PAC) signals (polarity data signal and control signal, see Fig. 8); and a PAPDD (a circuitry including elements 205, 206, and 412, see Figs. 8 and 12) receiving the polarity arrangement control signals so as to output a set of aperiodic polarity order to the data lines so that the polarities of the pixels are distributed aperiodically (see Figs. 4 and 7). As shown in Fig. 4, Onaya teaches that when the display panel displays a plurality frames, the PATG and

Art Unit: 2629

the PAPDD control the polarity of the first frame opposite to the polarity of the second frame, the polarity of the third frame opposite to the polarity of the fourth frame, and etc., i.e., the polarity of the odd frame opposite to the polarity of the even frame. In other words, Onaya teaches that when the display panel displays a plurality frames, the PATG and the PAPDD control the polarity of the half (odd) of the frames opposite to the polarity of the other half (even) of the frames, such that the polarity distribution of the one half of the frames is complementary to that of the other half of the frames. It would have been obvious to a person of ordinary skill in the art at the time of the invention was made to modify the PATG and the PAPDD of Jeong721, in view of the teaching in the Onoya reference, because this would provide a display device capable of displaying a clear, high definition image in which flicker, vertical striping, and horizontal striping are difficult to be observed by a viewer, as taught by Onoya (see paragraphs 0049 and 0051).

As to claims 2 and 3, Jeong721 teaches the PAPDD comprising a plurality of sampling/hold registers (latch block 300 and level shift lock 400, see Fig. 4), a plurality of digital/analog (D/A) converters (D/A converter block 500, see Fig. 4), a plurality of operational amplifiers (buffer block 600 including a plurality of operational amplifiers, see claims 7 and 8), and a plurality of polarity selectors (a switching block 700 including a plurality of switching circuits corresponding to the claimed selectors, see Fig. 4, col. 6, line 43 through col. 7, line 14). Jeong721 further teaches the output of the sampling/hold registers (300, 400) being connected to the input of the D/A converters (500), the output of the D/A converters (500) being connected to the input of the operational amplifiers (600) so that the polarity selectors select the output signals from the operational amplifiers according to the polarity arrangement control signal (POL-INT),

Art Unit: 2629

and then output the selected signal to the pixels (see Fig. 4, col. 5, line 60 through col. 7, line 15).

As to claim 4, Jeong721 also teaches the polarities of the signals from the operational amplifiers being either positive or negative (see col. 6, lines 30-42).

As to claim 5, this claim is similar to claim 3 except for the particular location of the polarity selectors. See the rejection to claim 3 above. Accordingly, Jeong 721 in view of Onova discloses all the claimed limitations of claim 5 except for the particular location of the polarity selectors, as presently claimed. However, at the time of the invention was made, it would have been obvious to a person of ordinary skill in the art to relocate the polarity selectors between the D/A converters and the operational amplifiers, as presently claimed, since a such modification would have involved a mere change in the location of the component. Applicants have not disclosed that the particular position of the polarity selectors as present claimed solves any stated problem, provides an advantage or is used for any particular purpose. One of ordinary skill in the art, furthermore, would have expected Jeong721's invention to perform equally well with the position of the polarity selectors (700) disposed either as shown in fig. 4 of Jeong721 or as recited in claim 5 because the selector ability to perform its function of selecting is not effected by the location of the polarity selectors. Further, a change in location is generally recognized as being within the level of ordinary skill in the art, see In re Japikse, 86 USPQ 70 (CCPA 1950). Therefore, it would have been obvious to a person of ordinary skill in this art to modify the invention of Jeong721 in view of Onoya to obtain the invention as specified in claim above.

6. Claims 1-5 and 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Jeong (US 6,008,801) hereinafter Jeong801, and further in view of Onoya.

As to claims 1 and 8, the claimed invention reads on the Jeong801 reference as follows: Jeong801 discloses a conventional liquid crystal display (LCD) (see Fig. 1) and an associate driving method for controlling the polarity of the LCD panel, the LCD device comprising a LCD panel (a pixel array 170) having a plurality of pixels; a scanning unit (an inherent scanning unit) connected to the display panel by a plurality of scanning lines so that the scanning unit controls the pixels of the display panel via the scanning lines; a polarity arrangement timing generator (PATG) (a circuitry including latch 110 as shown in Fig. 1 and a circuitry for generating a plurality of control signals and polarity signals as shown in Fig. 1) for generating a plurality of polarity arrangement control (PAC) signals (polarity signals POL, VLREF, VHREF, see Figs. 1 and 2); and a polarity arrangement programmable data driver (PAPDD) (a driver including elements 120-160 as shown in Fig. 1) connected to a plurality of data lines and receiving the polarity arrangement control signals (POL, VLREF, VHREF), so as to output a set of polarity order to the data lines (see Figs. 6A-6C). Accordingly, Jeong801 discloses all the claimed limitations of these claims except that Jeong801 does not expressly disclose that the PAPDD outputs a set of aperiodic polarity order to the data lines so that the polarities of the pixels are distributed aperiodically; and when the display panel displays a plurality frames, the PATG and the PAPDD control the polarity of the half of the frames opposite to the polarity of the other half of the frames, such that the polarity distribution of the one half of the frames is complementary to that of the other half of the frames, as presently recited in claims 1 and 8.

However, Onoya discloses a related LCD device comprising a PATG (a circuitry including elements 201, 203, 207 and 208, see Fig. 8) generating a plurality of polarity arrangement control (PAC) signals (polarity data signal and control signal, see Fig. 8); and a

PAPDD (a circuitry including elements 205, 206, and 412, see Figs. 8 and 12) receiving the polarity arrangement control signals so as to output a set of aperiodic polarity order to the data lines so that the polarities of the pixels are distributed aperiodically (see Figs. 4 and 7). As shown in Fig. 4, Onaya teaches that when the display panel displays a plurality frames, the PATG and the PAPDD control the polarity of the first frame opposite to the polarity of the second frame, the polarity of the third frame opposite to the polarity of the fourth frame, and etc., i.e., the polarity of the odd frame opposite to the polarity of the even frame. In other words, Onaya teaches that when the display panel displays a plurality frames, the PATG and the PAPDD control the polarity of the half (odd) of the frames opposite to the polarity of the other half (even) of the frames, such that the polarity distribution of the one half of the frames is complementary to that of the other half of the frames. It would have been obvious to a person of ordinary skill in the art at the time of the invention was made to modify the PATG and the PAPDD of Jeong801, in view of the teaching in the Onoya reference, because this would provide a display device capable of displaying a clear, high definition image in which flicker, vertical striping, and horizontal striping are difficult to be observed by a viewer, as taught by Onoya (see paragraphs 0049 and 0051).

As to claims 2 and 5, Jeong801 teaches the PAPDD comprising a plurality of sampling/hold registers (latches 130, 140, see Fig. 1); a plurality of digital/analog (D/A) converters (a plurality of low voltage D/A converters 151 and a plurality of high voltage D/A converter 152, see Fig. 2, col. 1, line 65 through col. 12); a plurality of polarity selectors (a plurality of multiplexors 153, see Fig. 2, col. 2, lines 13-22); and an output buffer block (180) (see Fig. 1). Jeong801 further teaches the output buffer block including a plurality of operational

amplifiers (plural buffers including plural operational amplifiers OP3 as shown in Fig. 11, col. 8, lines 26-35). Jeong further teaches the output of the sampling/hold registers (130, 140) being connected to the input of the D/A converters (151, 152), the output of the D/A converters (151, 152) being connected to the input of the polarity selectors (153) so that the polarity selectors select the output signals from the D/A converters (151, 152) according to the polarity arrangement control signals (POL, VLREF, VHREF), and then output the selected signal to the data lines through the operational amplifiers (OP3) (see Figs. 1, 1 and 11).

As to claim 3, this claim is similar to claim 5 except for the particular location of the polarity selectors. See the rejection to claim 5 above. Accordingly, Jeong801 in view of Onoya discloses all the claimed limitations of claim 3 except for the particular location of the polarity selectors, as presently claimed. However, at the time of the invention was made, it would have been obvious to a person of ordinary skill in the art to relocate the polarity selectors following the operational amplifiers, as presently claimed, since a such modification would have involved a mere change in the location of the component. Applicants have not disclosed that the particular position of the polarity selectors as present claimed solves any stated problem, provides an advantage or is used for any particular purpose. One of ordinary skill in the art, furthermore, would have expected Jeong801's invention to perform equally well with the position of the polarity selectors (153) disposed either as shown in fig. 2 of Jeong801 or as recited in claim 3 because the selector ability to perform its function of selecting is not effected by the location of the polarity selectors. Further, a change in location is generally recognized as being within the level of ordinary skill in the art, see <u>In re Japikse</u>, 86 USPQ 70 (CCPA 1950). Therefore, it

would have been obvious to a person of ordinary skill in this art to modify the invention of Jeong801 in view of Onoya to obtain the invention as specified in claim above.

As to claim 4, Jeong801 also teaches the polarities of the signals from the operational amplifiers being either positive or negative (see Fig. 2, col. 2, lines 13-22).

## Response to Arguments

7. Applicant's arguments filed 09/14/2006 have been fully considered but they are not persuasive. With respect to the rejections under 35 USC 102(b) and 103(a) in the office Action dated 06/14/2006, Applicants argue "The rejection ... the Onova publication fails to disclose .... so as to reduce the effect of "crosstalk" between rows and columns, and ..., to reduce unbalance polarities and resulting "crosstalk" between frames ... such that the frame are displayed by controlling the patterns with pre-defined aperiodic polarity orders ... the claimed invention provides an easy way to generate an aperiodic polarity order of the output polarity distribution. simply by selecting (or choosing) one of the 16 combinational states without having to employ any complicated control circuit ... Power consumption can be reduced to a minimum since no control circuit is required", see pages 5-6 of the amendment. Examiner disagrees because at least the independent claims 1 and 8 do not presently recite the above underlined features as argued by Applicants. Note that the specification is not the measure of invention. Therefore, limitations contained therein can't be read into the claims for the purpose of avoiding the prior art. See In re Sporek, 55 CCPA 743, 386 F.2d 924, 155 USPQ 687 (1968). Regarding to the claimed features. "the polarities of the pixels are distributed aperiodically and the polarity distribution of said one half of the frame is complementary to that of the other half of the frames", Examiner found that Fig. 4 of Onoya shows these features, see the detailed rejection above.

Application/Control Number: 10/698,531 Page 11

Art Unit: 2629

### Conclusion

8. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jimmy H. Nguyen whose telephone number is 571-272-7675. The examiner can normally be reached on Monday - Thursday, 8:00 a.m. - 5:00 p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bipin Shalwala can be reached at 571-272-7681. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR

Art Unit: 2629

Page 12

system, see <a href="http://pair-direct.uspto.gov">http://pair-direct.uspto.gov</a>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

JHN October 18, 2006

Jimmy H. Nguyen Primary Examiner

Technology Division: 2629